Volume 6, Issue 3
Fall 1998

Volume 6, Issue 2
Spring/Summer 1998

Volume 6, Issue 1
Winter 1998

Volume 5, Issue 4
Fall 1997

Volume 5, Issue 3
Summer 1997

Volume 5, Issue 2
Spring 1997

Volume 5, Issue 1
Winter 1997

Volume 4, Issue 4
Fall 1996

Volume 4, Issue 3
Summer 1996

Volume 4, Issue 2
Spring 1996

Volume 4, Issue 1
Winter 1996

Volume 3, Issue 4
Fall 1995

Volume 3, Issue 3
Summer 1995

Volume 3, Issue 2
Spring 1995

Volume 3, Issue 1
January 1995

Volume 2, Issue 4
October 1994

Volume 2, Issue 3
July 1994

Volume 2, Issue 2
April 1994

Volume 2, Issue 1
January 1994

Volume 1, Issue 4
October 1993

Volume 1, Issue 3
July 1993

Volume 1, Issue 2
April 1993

Volume 1, Issue 1
January 1993

PARALLEL PROFILE
Keith Cooper

Associate Professor, Department of Computer Science, Rice University

Keith Cooper's research interests include compilation for modern microprocessors, classical code optimization, and interprocedural analysis and optimization. He is project director of the Massively Scalar Compiler Project (MSCP), which is focused on building a laboratory compiler to explore new compiler-based code improvement techniques for microprocessor-based systems.

Cooper received his B.S. in electrical engineering (1978) and M.S. and Ph.D. in mathematical sciences (1982 and 1983) from Rice University. He worked as a research associate at Rice from 1983 to 1990, focusing on interprocedural analysis. During that time, he was one of the principal designers and implementors of the Rn and ParaScope programming environments for Fortran. These systems served as a testbed for research in various compilation issues for scalar and parallel machines. The current D System, a suite of prototype tools built by CRPC researchers to support development of programs in Fortran D, is a descendent of these early systems.

In 1990, Cooper joined the computer science faculty as assistant professor and established the MSCP. The MSCP is currently focusing on instruction scheduling, register allocation, pointer analysis, and code generation for digital signal processors (DSPs). The project is funded by the Advanced Research Projects Agency (ARPA), the State of Texas Advanced Technical Program, and Texas Instruments, Inc. (See http://www.crpc.rice.edu/MSCP .)

Since 1993, Cooper has served as the Rice School of Engineering user liaison during design and construction of Duncan Hall, the new building that now houses the CRPC and other computationally oriented departments at Rice. (See "CRPC Headquarters Moves Into New Home," page 4.) Cooper has worked closely with architect John Outram and the design team on every step of construction, from structural and layout concerns to decor, flooring, wiring, fixtures, and furniture.

Cooper has overseen several previous renovations of existing buildings at Rice to accommodate the growth of CRPC headquarters and the Computer Science Department. He served on the CRPC Facilities Committee from 1990 to 1994 and has been a member of the CRPC Technical Steering Committee and the Concurrent Supercomputing Consortium Policy Board since 1991. He has been involved in many university activities throughout his career, including the Engineering Computer Planning Committee, Computer Science Department Facilities Committee, University Research Council, University Ad Hoc Security Review Committee, and University Ad Hoc Committee on Access. He has been an associate of Rice's Brown College since 1983, and has been named an outstanding faculty associate since 1985. He received the Brown College Award for Excellence in the Sciences in 1985, 1994, and 1995.

Cooper's professional memberships and affiliations have included the Cray Research Fortran Advisory Board, SUN Microsystems Users Group Board, Program Committee of the SIGPLAN '88 Conference on Programming Language Design and Implementation, Tutorial Chair of the SIGPLAN '93 Conference, and the Tutorials Committee for Supercomputing '93. He and collaborators at Rice hold a patent for a set of improvements to graph coloring register allocation. In addition, he has authored or co- authored more than 40 papers and technical reports.